



JST41T-800BW 40

Peak gate power	P_{GM}	40	W
Peak pulse voltage ($T_j=25$; non-repetitive, off-state; FIG.7)	V_{pp}	1.5	kV

(T_j=25 unless otherwise specified)

Symbol	Test Condition	Quadrant	Value		Unit
I_{GT}	$V_D=12V$ $R_L=33\Omega$	- -	MAX.	50	mA
V_{GT}		- -	MAX.	1.3	V
V_{GD}	$V_D=V_{DRM}$ $T_j=125$ $R_L=3.3k\Omega$	- -	MIN.	0.2	V
I_L	$I_G=1.2I_{GT}$	-	MAX.	80	mA
				200	
I_H	$I_T=500mA$		MAX.	100	mA
dV/dt	$V_D=540V$ Gate Open $T_j=125$		MIN.	2000	V/ μs

J	ST	41	T	-800	BW
JieJie Microelectronics Co., Ltd.	Triacs	IT(RMS):40A	T:TG-C(Ins)	800:VDRM /VRRM	BW:IGT1-3 50mA
				800V	





FIG.7 Test circuit for inductive and resistive loads to IEC-61000-4-5 standards



Order code	Voltage $V_{\text{DRM}}/V_{\text{RRM}}$ (V)	IGT(mA)	Package	Base qty. (pcs)	Delivery mode
		- -			
JST41T-800BW	800	50	TG-C(Ins)	10	Tube

Document Revision History

Date	Revision	Changes
Apr.11, 2023	A.1.0	

Information furnished in this document is believed to be accurate and reliable. However, Jiangsu JieJie Microelectronics Co., Ltd. assumes no responsibility for the consequences of use without consideration for such information nor use beyond it. Information mentioned in this document is subject to change without notice, apart from that when an agreement is signed, Jiangsu JieJie complies with the agreement.

Products and information provided in this document have no infringement of patents. Jiangsu JieJie assumes no responsibility for any infringement of other rights of third parties which may result from the use of such products and information. This document supersedes and replaces all information previously supplied.



is a registered trademark of Jiangsu JieJie Microelectronics Co., Ltd.

Copyright © 2023 Jiangsu JieJie Microelectronics Co., Ltd. All rights reserved.